1;3409;0c Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs

Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs

18th International Parallel and Distributed Processing Symposium (IPDPS 2004), 2004
DOI: 10.1109/IPDPS.2004.1303036

IPDPS

bibtex

The abundant hardware resources on current FPGAs provide new opportunities to improve the performance of hardware implementations of scientific computations. In this paper, we propose two FPGA-based algorithms for floating-point matrix multiplication, a fundamental kernel in a number of scientific applications. We analyze the design tradeoffs in implementing this kernel on FPGAs. Our algorithms employ a linear array architecture with a small control logic. This architecture effectively utilizes the hardware resources on the entire FPGA and reduces the routing complexity. The processing elements (PEs) used in our algorithms are modular so that floating-point units can be easily embedded into them. In our designs, the floating-point units are optimized to maximize the number of PEs integrated on the FPGA as well as the clock speed. Experimental results show that our algorithms achieve high clock speeds and provide good scalability. Our algorithms achieve superior sustained floating-point performance compared with existing FPGA-based implementations and state-of-the-art processors.